Grupo de Arquitecturas Paralelas
Description
pulled from site's meta descriptionParallel Architectures Group website. A research group from Politechnical University of Valencia
This is an automatically generated AboutUs page for gap.upv.es. Click the "Edit" button at the top of the page to make changes. Please read our Getting Started page if you need any help.
Categories:
- AboutUs AutoGen
- GAP
- gap
- UPV
- Valencia
- Nostrum
- Spidergon
- Octagon
- SPIN
- STNoC
- STBus
- aSOC
- networks on chip
- network on chip
- network on silicon
- networks on silicon
- on-chip interconnect
- on-chip network
- packet switching
- circuit switching
- on-chip router
- router
- worm-hole routing
- wormhole routing
- input buffering
- output buffering
- virtual-output
- buffering
- virtual channels
- virtual circuits
- connections
- channels
- iSLIP
- network adapter
- network interface
- memory controller
- guaranteed throughput
- GT
- GS
- low latency
- guaranteed service
- guaranteed performance
- best effort
- BE
- protocol stack
- chip communication protocol