IEEE/ACM International Symposium on Nanoscale Architectures
Description
pulled from site's meta descriptionNANOARCH is a workshop that will investigate novel defect and fault tolerance architectures based on highly unreliable nanoelectronics. The workshop will be a forum for presenting theoretical, simulation and case studies on new defect models, defect and fault tolerance architectures, associated experimental reliability evaluation and validation frameworks and computer aided simulation and design tools for emerging nanoelectronics.
This is an automatically generated AboutUs page for Nanoarch.org. Click the "Edit" button at the top of the page to make changes. Please read our Getting Started page if you need any help.
[[Category:neuralnetworks]]
Categories:
- AboutUs AutoGen
- nanoarchitecture
- VLSI
- very large scale integration
- nanocircuits
- deep sub-micron
- nanotechnology
- nanoelectronics
- nanocomputer
- nanocomputing
- emerging technology
- hybrid CMOS-nano
- molecular electronics
- quantum cellular automata
- QCA
- CMOS
- neuromorphic computing
- 3D IC
- integrated circuits
- CAD
- EDA
- FPGA
- ASIC
- CMOS scaling
- end-of-roadmap
- nano conference
- nanocircuit design
- nanoscale
- nanoscale architectures
- defect
- fault
- fault tolerance
- parameter variations